Welcome Here  Shenzhen Mingjiada Electronics Co., Ltd.

sales@hkmjd.com

英banner
Shenzhen  Mingjiada Electronics Co., Ltd.

Service Telephone:86-755-83294757

Product Classification

AI Processor Chip

Interface-Serial Digital Interface (SDI) IC

Home /Company Dynamics /

LTC2140CUP-14 14-Bit, 25 Msps, Low Power, Dual ADC, 64QFN

LTC2140CUP-14 14-Bit, 25 Msps, Low Power, Dual ADC, 64QFN

Source:our siteTime:2024-12-26Views:

Chip introduction:The LTC2140CUP-14 is A two-channel simultaneous sampling 14-bit A/D converter designed for digital processing of high frequency, wide dynamic range signals. These devices are ideal for demanding communications applications with AC pe…

Chip introduction:

The LTC2140CUP-14 is A two-channel simultaneous sampling 14-bit A/D converter designed for digital processing of high frequency, wide dynamic range signals. These devices are ideal for demanding communications applications with AC performance including 73.2dB SNR and 90dB spurious free Dynamic range (SFDR). The ultra-low jitter of 0.08psRMS enables undersampling of the IF frequency and superior noise performance.


The DC specification includes ±1LSB INL (typical value), ±0.3LSB DNL (typical value), and no loss codes over the entire temperature range. The conversion noise is 1.2LSBRMS.


The digital output can be full rate CMOS, double data rate CMOS or double data rate LVDS. A separate output power supply provides CMOS output swing from 1.2V to 1.8V.


The ENC+ and ENC - inputs can be differentially or single-ended driven with a sine wave, PECL, LVDS, TTL, or CMOS input. An optional clock duty cycle stabilizer delivers high performance at full speed and multiple clock duty cycles.


Target application:

communication

Cell base station

Software-defined radio

Portable medical imaging

Multi-channel data acquisition

Nondestructive testing


Features:

Two-channel simultaneous sampling ADC

73.2dB SNR

90dB SFDR

Low power: 95mW / 67mW / 50mW (total value)

48mW / 34mW / 25mW (per channel)

Single 1.8V power supply

CMOS, DDR CMOS, or DDR LVDS output

Optional input range: 1VP-P to 2VP-P

750MHz Full Power bandwidth sampling and holding (S/H)

Optional data output random function generator

Optional clock duty cycle stabilizer

Downtime and nap mode

Serial SPI port for configuration

64 pin (9mm x 9mm) QFN package

电路图.png

Company Introduction
About Us
News Information
Honorary Qualification
Inventory Query
Classification Query
Supplier Query
Help Center
Online Inquiry
Common Problem
Site Map
Contact us

Contact Number:86-755-83294757

Enterprise QQ:1668527835/ 2850151598/ 2850151584/ 2850151585

Business Hours:9:00-18:00

E-mail:sales@hkmjd.com

Company Address:Room1239, Guoli building, Zhenzhong Road, Futian District, Shenzhen, Guangdong

CopyRight ©2022 Copyright belongs to Mingjiada   Yue ICP Bei No. 05062024-12

Official QR Code

Brand Index:

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9

Links:

skype:mjdsaler